

A1 SINGLE - BOARD COMPUTER

The Voyager FPGA + LX2160 Orbital Processor (A1) architecture is an advanced, radiation-tolerant 3U SOSA-aligned single-board computer featuring a Teledyne LX2160A processor coupled with an AMD Kintex Ultrascale KU115 FPGA. Both devices are supported by a rad-hard monitor (RHM) which provides reliable boot, configuration, and scrubbing support. This architecture provides extreme flexibility and high performance, enabling payload developers with the best of both worlds with multi-core CPUs and massive FPGA fabric.

16-CORE CPU

KU115 FPGA

RAD-TOLERANT

APPLICATION

SOSA Aligned 3U VPX Boxes

Avionics and instrument boxes

Rapid, fast-turn space missions

SmallSat missions

Signal processing workloads for high-performance and parallel processing




FIGURE 1 | A1 BLOCK DIAGRAM

KEY FEATURES

- SOSA Aligned:**
Ensures broad cross-platform interoperability and aligns with DoD MOSA mandates for new acquisitions
- Multi-Core Processing:**
16x ARM A72 cores for traditional processing tasks
- FPGA Acceleration:**
High-performance FPGA fabric for hardware acceleration
- Reliable Configuration:**
CPU and FPGA monitoring with boot and configuration support via RHM
- Real-Time Monitoring :**
ADC monitors onboard voltage, temperature, and current
- Health Telemetry:**
IPMC reports health telemetry information to system manager
- Radiation-tolerant design**

PRODUCT SPECIFICATIONS

Specifications: SOSA Aligned Single Board Computer

Processors	• 16x Arm-Cortex A72 Processors @ 2.2GHz • ~201K DMIPS
Programmable Logic	• 1,451,000 System Logic Cells • 5,520 DSP Slices • 75.9 Mb BRAM
Memory	LX2160 CPU: • 16 GB DDR4 • 32 GB eMMC KU115 FPGA: • 166GB NAND Flash • 16 GB DDR4
RHM	• Housekeeping ADC for monitoring voltage, current, and temperatures • Boot, configuration, and scrubbing support for CPU and FPGA via SelectMAP and PCIe • Board-level power sequencing and control
IPMC	• Tier 3 system-level capabilities defined under VITA 46.11
Interface Options	• FMC expansion cards available for functional expansion • Dedicated debug UART and JTAG for RHM, CPU, and FPGA • Data plane configurations • x10 10GBASE-KR or • x3 50GBASE-KR2 or • x2 100GBASE-KR4 and x1 50GBASE-KR2 • x4 1000BASE-KX • x3 PCIe to backplane and x1 PCIe to FMC • x3 SpaceWire ports • x4 GTY lanes to FMC
Form Factor	• 3U SOSA SpaceVPX • 220-mm Card Length • 1.8-inch Pitch
Estimated Max Power	• 0.5 W for IPMC • 2.0 W for RHM • 50 – 100W total card power, highly dependent on use case
Radiation Qualification	• Designed to QML Class P